Abstract-Sub-22 nm processes necessitate the use of larger SRAM cells in order to counter the effects of increasing silicon variation. However, storage density is reduced when the SRAM cell grows in size. This paper proposes the use of a cross-coupled bit line (BL) biasing scheme that retains SRAM's fast access speed while reducing the read-access failures in the presence of Vt variation, without excessively increasing the SRAM cell size. We have shown, by extensive Monte-Carlo simulations using 22-nm predictive CMOS models, that the proposed scheme reduces the cell area by 6.5% compared to the conventional BL biasing schemes also analyzed in this paper.
I. INTRODUCTION
Silicon variation is predicted to increase as transistors scale down to 22 nm and beyond. The ITRS predicts a 3-sigma V t variation of 58% of nominal V t for 22-nm CMOS [1] . Random V t variation causes SRAM memories, such as ones based on the six-transistor (6T) cell shown in Fig. 1 , to experience functional and timing failures.
Several techniques can be used to mitigate the effects of increasing V t variation. 1. Use row or column redundancy to bypass faulty cells, but as faulty cells tend to be randomly distributed in the array the amount of redundancy required increases rapidly with increasing variation [2] . 2. Use error correcting codes (ECC) to detect and correct faulty bits. While ECC is able to correct multi-bit errors, the area and access time overhead can be undesirable for some applications. 3. Use non-standard SRAM cell to address the read functionality [3] , [4] or the write functionality [5] of a cell. However, these cell structures typically require extra transistors, and hence area. 4. Use the 6T SRAM cell, but increase the size of the cell's transistors. This has been shown to be a preferred approach over row/column redundancy when total memory area, including any row/column redundancy, is considered [2] . 5. Use row or column assist techniques to address the write [6] , [7] or read (this work) functionality. While these techniques do mitigate the effects of V t variation, most of them do so at the cost of cell area or performance overhead.
In this paper we show that bit-line (BL) biasing and BL conditioning circuits can also be used to mitigating the effects of V t variation, without any cell area or performance overhead. Two common methods for biasing the BLs are shown in Fig. 2a and Fig. 2b . The first method involves pre-charging the BL to V DD during the pre-charge phase, while the second technique resistively ties the BL to V DD . In this paper, we propose the use of a cross-coupled BL biasing scheme (Fig. 3) to mitigate the effects of V t variation on the read functionality of a 6T SRAM cell. The proposed scheme allows for the use BL BL of smaller SRAM cell transistors, in comparison to the two conventional BL biasing methods. We will show later that the cross-coupled BL biasing scheme can use SRAM cells that occupy 6.5% less silicon area, while maintaining functionality and performance in the face of V t variation. Area savings for the proposed scheme are due to simultaneously improving two opposing factors: the readability of a cell and the cell's read access time. The interaction of these factors and how they can be simultaneously improved will be discussed and analyzed in this paper using a predictive 22-nm CMOS technology [8] . This paper is organized as follows: Section II discusses the impact of varying the 6T SRAM cell's BL pre-charge voltage. Section III introduces the proposed BL-biasing scheme and its advantages. Section IV compares the proposed BL-biasing scheme with the conventional biasing schemes and with the write column-assist scheme [7] in terms of cell area required for an increasing amount of V t variation. Section V discusses leakage current savings due to the proposed scheme.
II. BACKGROUND
Two important metrics that are used to characterize an SRAM cell are the read noise margin (RNM) and the read access time. RNM is defined as the maximum amount of noise a cell can tolerate during a read operation without data loss [9] . Read access time is defined as the time required to develop a sufficient voltage difference between BL and BL following WL activation. Both of these metrics are influenced by the BL pre-charge voltage, which we discuss next.
According to our analysis, a lower V BL (t=0) reduces the voltage rise on the cell's logic-0 storage node during a read operation, thereby increasing the RNM. A plot of RNM versus V BL (t=0) is shown in Fig. 4a for a typical SRAM cell in 22 nm CMOS. Note that the RNM is largest when V BL (t=0) is approximately 460 mV. RNM begins to drop below a V BL (t=0) of 460 mV, as the voltage of the logic-1 storing node begins to be pulled low (via the access transistor) to V BL (t=0), resembling a write operation. For V BL (t=0) below 300 mV all read accesses are destructive. On the other hand, read access time increases with decreasing V BL (t=0), up until the point where the read operations become destructive. A plot of the read access time versus V BL (t=0) is shown in Fig. 4b for a purely capacitive BL and BL. The minimum read access time occurs when V BL (t=0)=V DD .
The optimum points for RNM and read access time do not correspond to the same V BL (t=0), as shown in Fig. 4a and Fig. 4b , thereby creating a trade-off between the RNM and the read access time. A plot of this trade-off curve for a typical 22 nm 6T SRAM cell and varying V BL (t=0) is shown in Fig. 4c . Transistor sizing does not change the general shape of this trade-off curve; it merely stretches and displaces the curve on the RNM vs. read access time plane. The proposed crosscoupled BL-biasing scheme allows us to operate at a point that is off this curve, as indicated in Fig. 4c . By operating off this trade-off curve we can achieve a higher RNM without sacrificing read access time or cell area.
III. CROSS-COUPLED BL BIASING SCHEME
The cross-coupled BL biasing scheme, shown in At the start of a read operation (PRE is high) transistors M C1 and M C2 are no longer diode connected, but are in a crosscoupled configuration instead. This is similar to a dynamic sense-amplifier configuration [10] . This PMOS configuration helps to amplify the voltage being developed on the BLs by the accessed cell, resulting in a shorter read access time as indicated in Fig. 4c . For example, when a word line (WL) is driven high, the corresponding cell starts to discharge BL to ground, whereas the cross-coupled PMOS transistors charge BL to V DD . Hence, if the voltage on BL begins to decrease, the current supplied to BL by M C2 will begin to increase, slowly charging BL further up to V DD and thereby amplifying the BL/BL voltage difference. Therefore, the dynamic amplification provided by M C1 and M C2 decreases the read access time, compensating for the increased read access time due to a lowered V BL (t=0).
A. Effect on read access time
The location of transistors M C1 and M C2 also has an impact on the read-access time, as the data that is being read from a cell needs to propagate through the BLs to reach the sense amplifiers, typically at the bottom of the column. Hence, a cell at the top of a memory column, such as in Fig. 5a , experiences the largest delay to the sense amplifiers that are located at the bottom of the column. In contrast, a cell at the bottom of the column experiences the smallest delay. The transient simulation plot in Fig. 5b shows the impact of signal propagation from a cell at the top of the column along the BL, and the impact of non-accessed distributed cell leakage on BL.
As transistors M C1 and M C2 are not controlled by any external signals, it is possible to place them at the top of the memory column. This location allows these transistors to help propagate the data from the top of the array, towards the bottom, by locally amplifying the voltage difference between BL and BL. This local amplification creates the required difference in voltage between BL and BL at the input of the sense-amplifiers in a shorter amount of time.
B. Effect on write noise margin
For a 6T SRAM cell, there is also a trade-off between RNM and write noise margin (WNM), where WNM is defined as the maximum amount of noise a cell can tolerate while remaining writeable [9] . For the conventional biasing scheme, this tradeoff curve is shown by the dashed line in Fig. 6 , where the aspect ratio of M A in the 6T cell (in Fig. 1 ) is varied for each simulation. To achieve a high RNM M A needs to be weaker than M N , whereas for a high WNM M A needs to be stronger than M P . These two constraints make M A a balancing point for the cell, forcing the designer to trade-off WNM in favor of RNM, under a fixed cell-area constraint. The cross-coupled BL scheme allows for a larger RNM, without any change to WNM, as shown by the solid line in Fig. 6 . This enables the designer to automatically obtain more RNM (164% as indicated in Fig. 6 ) without any change to the WNM or read access time. Alternatively, by using the crosscoupled BL scheme the designer can keep the cell's RNM constant by increasing the size of M A , which improves both the WNM and read access time; effectively, moving vertically from the dashed curve to the solid curve.
C. SRAM cell area under increasing V t variation
The effects of V t variation can be mitigated by increasing the channel area of the SRAM cell's transistors. However, this has a direct impact on the silicon area required for each SRAM cell, and hence the memory array's bit density. Having outlined some of the advantages of the proposed scheme, we will now examine how these advantages change the required silicon area as V t variation increases. A plot of the minimum silicon area required for an SRAM cell using proposed crosscoupled BL-biasing scheme (Fig. 3) , the conventional precharged BL biasing scheme (Fig. 2a) , the pre-charge biasing scheme using a pre-charge voltage of ∼0.5 V, a resistively tied BL-biasing scheme (Fig. 2b) , and the scheme proposed by [7] is shown in Fig. 7 . For any amount of V t variation, the proposed cross-coupled BL biasing scheme is able to use SRAM cells that require less silicon area then the conventional schemes, while attaining equivalent functionality and access time. Cell area is reported for a commercially available 90-nm CMOS technology, using digital logic layout rules, and a thin-cell layout style [11] . Transistor sizes are mapped from the 22-nm predictive technology onto the 90-nm technology by a constant scaling factor. The area required for transistors M C1 and M C2 is not included in the plot cell area, as the size of these transistors is independent of V t variation.
The increased RNM of the cross-coupled BL biasing scheme can be obtained by using the conventional pre-charge scheme with a lowered pre-charge voltage (i.e. V BL =0.5 V). However, this modified pre-charge BL biasing scheme has a much slower read access time, which is compensated for by making the cell's access transistors larger, thereby making the cell use more silicon area as indicated in Fig. 7 . Note that the write enhancing scheme proposed by [7] does not result in the ability to use SRAM cells with a smaller cell area.
The BL biasing schemes and the write-enhancing scheme of [7] are compared using the cell optimizer described in [2] . The optimization function used by this optimizer consists of dynamically weighted design goals: the cell's failure probability, read and write access times. The goal of the optimizer is to find a cell with a minimum cell area that achieves a failure rate below 5 ppm, and a read and write access time below 500 ps and 350 ps, respectively.
The cell optimizer makes use of the equivalent half-cell circuits described in [2] to quickly estimate the cell's probability of a functional read and write failure. These half-cell circuits provide a method of measuring the cell's threshold voltage (V TRIP ), the logic-0 voltage under a read condition (V READ ) and the logic-1 voltage under a write condition (V WRITE ). A cell fails to be functionally readable when V READ >V TRIP , an inadvertent write to the cell. A cell fails to be functionally writeable when V WRITE >V TRIP , the cell contents are not changed. Read and write access times are measured for a 64-bit column, with the remaining 63 non-accessed cells configured to create worst-case BL leakage for the read or write access. Parasitic BL wire capacitance and resistance is incorporated into the model, based on 90-nm extracted values, as values for the 22-nm CMOS are not readily available.
The cell optimizer systematically analyzes all possible cell transistor sizes in order to find a cell with minimum area that meets the design constraints. One million Monte-Carlo simulations are run for each cell under consideration by the optimizer in order to obtain an estimate of the failure probability of a cell. Furthermore, over one thousand MonteCarlo transient simulations are used to obtain the average read and write access times, and to count any additional dynamic read and write failures.
D. Effect on cell leakage current
The lower V BL (t=0) greatly decreases a cell's BL leakage current. For example, in a 22-nm cell a 12.5% reduction in V BL (t=0) yields a 51.1% reduction in BL leakage current. Therefore, cells optimized for the cross-coupled BL biasing scheme waste 56.6% less leakage current overall, than cells optimized for the conventional pre-charge to V DD scheme. The combined worst-case BL leakage current is insufficient to trigger the cross-coupled PMOS transistors between PRE deactivation and WL activation.
IV. CONCLUSION
The proposed cross-coupled BL-biasing scheme increased the 6T cell's RNM by 30%, without significantly impacting cell's read access time. The cross-coupled BL-biasing scheme allows for the use of SRAM cells that use 6.5% less silicon area and waste 56.6% less leakage current than the conventional pre-charge to V DD BL-biasing scheme. We have compared the cross-coupled BL-biasing scheme to various other BL biasing schemes and a write-enhancing scheme proposed by [7] ; the cross-coupled BL biasing scheme is able to use 5% less silicon area then these other schemes as well.
